The analysis of pattern area reduction with SGT for inverter, NAND gates, and system LSI focusing in the placement direction of SGT has been described. Except for inverter with small channel width the pattern area of these circuits with SGT featured by the horizontal placement are smaller (4.5%-11.2% for system LSI) than that with SGT featured by vertical placement. And also flip-flop and multiplexer is firstly designed with SGT. The reduction rate of pattern area to planar transistor case of these circuits is 65-86%. These values are almost the same as previously presented full adder case. SGT with horizontal placement is promising candidates for realizing high packing density logic circuit and system LSI.
Introduction
Recently, the scaling of the conventional planar transistor becomes increasingly difficult because of its large short channel effect [1] . In order to overcome this problem FinFET [2] [3] which use the 3 planes and SGT (Surrounding Gate Transistor) [4] which use the 4 planes as the channel for reducing the short channel effect has been developed. By using SGT not only reduction the short 590 Tomohiro Yokota and Shigeyoshi Watanabe channel effect but also the reduction of the pattern area compared with that of the conventional planar transistor can be realized. This is because not only the planar region but also the sidewall can be used as the channel for this newly proposed structure. The structure of SGT is shown in Fig.1 . Four sidewalls can be used as the channel. Assuming that the sidewall channel width is defined as Ws, within the small pattern area large total channel width of 4Ws can be successfully realized. The drain current flows along vertical direction which is perpendicular to the conventional planar transistor case. The research of LSI with SGT is focused on the device technology of transistor and memory such as DRAM [5] - [9] . The research of LSI with SGT about the pattern area is very few. These research about system LSI [10] is limited to the simple logic circuit such as inverter, NAND gates, and full adder circuit. In this paper, the study of pattern area reduction with SGT for inverter, NAND gates and system LSI focusing in the placement direction of SGT has been described. And also, flip-flop and multiplexer circuit is firstly designed with SGT. This reduction of pattern area with SGT has been compared with that with formally designed full adder circuit.
Pattern area dependence on placement direction with SGT for inverter and NAND gates
The design rule for this study is summarized in table 1. F is feature size. In this study it is assumed that the same drain current flows, if the gate length, the channel width, and applied voltage are the same value. The channel width is set to 8F. The top view is shown in Fig.2 . For placement direction of SGT both horizontal layout featured by parallel direction placement of SGT and vertical layout featured by vertical direction placement of SGT are considered. Using this design rule inverter, 2-, 3-and 4-input NAND gates have been designed. Layout pattern of inverter using the conventional planar transistor, SGT(vertical) and SGT(horizontal) is shown in Fig.3 with channel width of 8F. The pattern area of SGT(vertical) and SGT(horizontal) can be reduced to 60% and 65% respectively compared with those of planar case. The larger pattern area of SGT(horizontal) is due to the larger unused pattern area between NMOS and PMOS. This larger pattern area is feature of inverter with small channel width of 8F.
Layout pattern of 4-input NAND gates using the conventional planar transistor, SGT(vertical) and SGT(horizontal) is shown in Fig.4 with channel width of 8F. The pattern area of SGT(vertical) and SGT(horizontal) can be reduced to 92% and In this section the placement direction dependence of pattern area with SGT for two system LSI are described. The pattern area analysis of system LSI for communication [11] with planar transistor is shown in Table 2 (A). Number of input signal and channel width is used for this analysis. X1 indicates the channel width of 8F. This pattern area is reduced to 62.99% for SGT(vertical), Table 2 (B), and to 58.48% for SGT(horizontal), Table 2 (C). This is because almost circuits are composed with large channel width and large input signal number circuits except for inverter with small channel width. Another example is shown in Table 3 . The pattern area analysis of cell library for system LSI [12] [13] with planar transistor is shown in Table 3 (A). This pattern area is reduced to 70.29% for SGT(vertical), Table 3 (B), and to 59.13% for SGT(horizontal), Table 3 (C). This feature, larger pattern area with SGT(vertical) compared with SGT(horizontal), is the same as system LSI for communication. Therefore, the further research about relatively complicated logic circuit is performed using only SGT(horizontal) with large pattern area reduction effect. Estimated results of pattern area reduction with SGT(horizontal) is shown in Table  4 . Number of input is defined as the average number of input for gates circuit except for multiplexer. The ratio of wiring is defined as the pattern area of wiring area. By introducing SGT(horizontal) pattern area of these circuit can be successfully reduced to 65-86% compared with that with planar transistor. The vertical length of these circuit can be reduced to 63-71% compared with that with planar transistor. On the other hand, the horizontal length is enlarged as shown in the table. For the further analysis reduction of vertical length and horizontal length are investigated as shown in Fig.10 and Fig.11 . Except for multiplexer which can not define the number of input normalized vertical length is strongly in proportion to ratio of wiring. With increasing ratio of wiring normalized vertical length increases. In the case of ratio of wiring is 100% pattern area reduction with SGT(horizontal) cannot be considered. On the other hand in the case of ratio of wiring is 0% pattern area can be successfully reduced to 50% with SGT(horizontal). The normalized horizontal length is almost independent to number of input. In the case of large number of input, full adder case, the value is about 110% which is 10% larger than compared with planar case.
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Conclusion
The analysis of pattern area reduction with SGT for inverter, NAND gates, and system LSI focusing in the placement direction of SGT has been described. Except for inverter with small channel width the pattern area of these circuits with SGT featured by the horizontal placement are smaller (4.5%-11.2% for system LSI) than that with SGT featured by vertical placement. And also flip-flop and multiplexer is firstly designed with SGT. The reduction rate of pattern area to planar transistor case of these circuits is 65-86%. These values are almost the same as previously presented full adder case. SGT with horizontal placement is promising candidates for realizing high packing density logic circuit and system LSI.
